



---

KOLEJ YAYASAN PELAJARAN JOHOR  
FINAL EXAMINATION

---

COURSE NAME : ELECTRONIC CIRCUIT  
COURSE CODE : DEE 1073  
EXAMINATION : JUNE 2023  
DURATION : 2 HOURS 30 MINUTES

---

INSTRUCTION TO CANDIDATES/  
ARAHAN KEPADA CALON

1. This examination paper consists of **FOUR (4)** questions. /  
*Kertas soalan ini mengandungi **EMPAT (4)** soalan.*
2. Candidates are not allowed to bring any material to examination room except with the permission from the invigilator. The formula was attached at the back question paper. /  
*Calon tidak dibenarkan untuk membawa sebarang bahan/nota ke bilik peperiksaan tanpa arahan/kebenaran daripada pengawas. Rumus dilampirkan di belakang kertas soalan peperiksaan.*
3. Please check to make sure that this examination pack consists of: /  
*Pastikan kertas soalan peperiksaan ini mengandungi:*
  - i. Question Paper /  
*Kertas Soalan*
  - ii. Answering Booklet /  
*Buku Jawapan*
  - iii. Attachment 1 /  
*Lampiran 1*
  - iv. Attachment 2 /  
*Lampiran 2*
  - v. Attachment 3 /  
*Lampiran 3*

---

DO NOT TURN THIS PAGE UNTIL YOU ARE TOLD TO DO SO /  
JANGAN BUKA KERTAS SOALANINI SEHINGGA DIBERITAHU

---

This examination paper consists of 13 printed pages including front page  
*Kertas soalan ini mengandungi 13 halaman bercetak termasuk muka hadapan*



This examination paper consists of FOUR (4) questions. Answer ALL the questions in the answer sheet.

*Kertas soalan ini mengandungi EMPAT (4) soalan. Jawab SEMUA soalan dalam buku jawapan.*

### QUESTION 1/ SOALAN 1

The point of operation for transistor is known as quiescent point (Q-point). All three basic configuration for field effect transistor (FET) need Q-point to obtain the drain current and gate-to-source voltage.

- a) Referring to Figure 1(a), draw the transfer curve using shorthand method. The graph is given in the Attachment 1.

(10 marks/ markah)

- b) Using the universal curve given in the Attachment 2, identify the values :

- i) drain current,  $I_D$
- ii) gate-to-source voltage,  $V_{GS}$

(5 marks/ markah)

- c) Calculate :

- i) drain-to-source voltage,  $V_{DS}$
- ii) source voltage,  $V_S$
- iii) drain voltage,  $V_D$
- iv) drain-to-gate voltage,  $V_{DG}$

(9 marks/ markah)

- b) If the value of  $R_S$  increased, what happen to Q-point?

(1 marks/ markah)

*Titik operasi bagi transistor dikenali sebagai titik senyap (Q-point). Semua 3 konfigurasi asas bagi field effect transistor (FET) memerlukan Q-point untuk mendapatkan arus salir dan voltan get-sumber.*

- a) Merujuk kepada Rajah 1(a). Lukiskan lengkuk pindah menggunakan kaedah shorthand.  
Graf diberi di Lampiran 1.

- b) Dengan menggunakan lengkuk universal yang diberi di Lampiran 2, tetapkan jumlah :
- arus salir,  $I_D$
  - voltan get-sumber,  $V_{GS}$

c) Kirakan :

- voltan salir-sumber,  $V_{DS}$
- voltan sumber,  $V_S$
- voltan salir,  $V_D$
- voltan salir-get,  $V_{DG}$

d) Jika jumlah  $R_S$  meningkat, apa akan terjadi terhadap Q-point?




Figure 1(a) / Rajah 1(a)

## QUESTION 2/ SOALAN 2

- a) Calculate transconductance,  $g_m$  at  $V_{GS} = 0V$  for a JFET having device parameters  $I_{DSS} = 8\text{mA}$  and  $V_p = -5\text{V}$ .

(5 marks/ markah)

- b) Given  $I_{DSS} = 6\text{ mA}$ ,  $V_p = -6\text{ V}$ ,  $g_{m} = 40\text{ }\mu\text{S}$  and  $V_{GSG} = -2\text{ V}$ . Referring to Figure 2(b), determine :

- i) input impedance,  $Z_i$
- ii) output impedance,  $Z_o$ .
- iii) voltage gain,  $A_v$

(20 marks/ markah)

- a) Kirakan kealiran pindah,  $g_m$  pada  $V_{GS} = 0V$  untuk JFET yang mempunyai parameter  $I_{DSS} = 8\text{ mA}$  dan  $V_p = -5\text{ V}$ .

- b) Diberi  $I_{DSS} = 6\text{ mA}$ ,  $V_p = -6\text{ V}$ ,  $g_{m} = 40\text{ }\mu\text{S}$  dan  $V_{GSG} = -2\text{ V}$ . Merujuk kepada Rajah 2(b). tentukan :

- i) input impedance,  $Z_i$
- ii) output impedance,  $Z_o$
- iii) voltage gain,  $A_v$ .




Figure 2(b) / Rajah 2(b)

## QUESTION 3/ SOALAN 3

Differential operation involves the use of opposite-polarity inputs. Common-mode operation involves the use of the same-polarity inputs. Common-mode rejection ratio (CMRR) compares the gain for differential inputs to that for common inputs.

- a) Calculate the common-mode rejection ratio, CMRR (in dB) for the circuit measurements of  $V_1 = 200\mu\text{V}$ ,  $V_2 = 140\mu\text{V}$ ,  $V_o = 120\text{mV}$ ,  $V_d = 1\text{mV}$  and  $V_d = 20\mu\text{V}$ .

(8 marks/ markah)

- b) Calculate the output voltage for Figure 3(b) below. Given  $V_1$  (rms) = 40mV and  $V_2$  (rms) = 20mV.

(5 marks/ markah)

- c) Referring to the operational amplifier circuit in Figure 3(c), calculate the output voltages  $V_2$  and  $V_3$ . Given  $V_1 = 0.2\text{V}$ .

(12 marks/ markah)

Operasi pembezaan melibatkan penggunaan masukan berlainan keikutinan. Operasi mod biasa melibatkan penggunaan masukan keikutinan sama. Nisbah penolakan mod biasa (CMRR) membandingkan gandaan untuk masukan pembezaan terhadap masukan biasa.

- a) Kirakan CMRR (dalam dB) bagi ukuran litar  $V_1 = 200\mu\text{V}$ ,  $V_2 = 140\mu\text{V}$ ,  $V_o = 120\text{mV}$ ,  $V_d = 1\text{mV}$ , dan  $V_d = 20\mu\text{V}$ .

- b) Kirakan voltan keluaran bagi Rajah 3(b) di bawah. Diberi  $V_1$  (rms) = 40 mV dan  $V_2$  (rms) = 20 mV.

- c) Merujuk kepada litar penguat kendalian dalam Rajah 3(c), kirakan voltan keluaran  $V_2$  dan  $V_3$ . Diberi  $V_1 = 0.2\text{V}$ .




Figure 3(b) / Rajah 3(b)




Figure 3(c) / Rajah 3(c)

## QUESTION 4/ SOALAN 4

Power Amplifier can be categorized into several classes. Each class will be different in their operating cycle and efficiency. Based on Class B Power Amplifier circuit in Figure 4 calculate:

- a) the peak input voltage,  $V_{in}$ ,
- b) the peak voltage across the load,  $V_L$ ,
- c) the peak load current,  $I_{Lip}$ ,
- d) the direct current,  $I_{DC}$ ,
- e) the input power,  $P_{in,dc}$ ,
- f) the output power,  $P_{out,dc}$ ,
- g) the power dissipated by each output transistor,  $P_o$ ,
- h) the circuit efficiency,  $\% \eta$ ,
- i) the maximum input power,  $P_{in,max}$ ,
- j) the maximum output power,  $P_{out,max}$ ,

(25 marks/ markah)

Penguat Kuasa boleh dikategorikan kepada beberapa kelas. Setiap kelas akan berbeza dari segi kitaran operasi dan kecekapan Berdasarkan litar Penguat Kuasa Kelas B dalam Rajah 4. kirakan

- a) voltan puncak merentasi masukan,  $V_{in}$ ,
- b) voltan puncak merentasi beban,  $V_L$ ,
- c) arus puncak pada beban,  $I_{Lip}$ ,
- d) arus terus,  $I_{DC}$ ,
- e) kuasa masukan,  $P_{in,dc}$ ,
- f) kuasa keluaran,  $P_{out,dc}$ ,
- g) kuasa yang dilesapkan oleh setiap keluaran transistor,  $P_o$ ,
- h) kecekapan litar,  $\% \eta$ ,
- i) kuasa masukan maksimum  $P_{in,max}$ ,
- j) kuasa keluaran maksimum  $P_{out,max}$ .




Figure 4 / Rajah 4

[100 MARKS/ MARKAH]

END OF QUESTION PAPER/ KERTAS SOALAN TAMAT

Attachment 1 / Lampiran 1


Name / Nama : .....

Lecturer / Pensyarah : .....

## Attachment 2 / Lampiran 2

Name / Nama : .....

Lecturer / Pensyarah : .....



## Attachment 3 / Lampiran 3

## Formula / Rumus

JFET

$$I_D = I_{DSS} \left( 1 - \frac{V_{GS}}{V_{GDS}} \right)^2$$

$$V_{DS} = V_{GDS} - V_{GS} = V_{GDS} - V_{GS} + \frac{I_D}{2} R_S = V_{GDS} + \frac{I_D}{2} R_S = V_{DS}$$

$$V_{DS} = V_{GDS} + \frac{I_D}{2} R_S$$

$$I_D = I_{DSS} \left( 1 - \frac{V_{GS}}{V_{GDS}} \right)^2$$

MOSFET characteristics

$$I_D = k(V_{GS} - V_T)^2$$

$$k = \frac{I_{DSS}}{V_{GS,th}^2} = \frac{1}{V_{GS,th}^2}$$

JFETs/depletion-type MOSFETs

$$\text{Fixed-bias configuration: } V_{GS} = -V_{DS} = V_{DS}$$

$$\text{Self-bias configuration: } V_{GS} = -I_D R_S$$

$$\text{Voltage-divider biasing: } V_G = \frac{R_2 V_{DD}}{R_1 + R_2}$$

$$V_{GS} = V_G - I_D R_S$$

Enhancement-type MOSFETs

$$\text{Feedback biasing: } V_{GS} = V_{DS}$$

$$V_{GS} = V_{DD} - I_D R_D$$

$$\text{Voltage-divider biasing: } V_G = \frac{R_2 V_{DD}}{R_1 + R_2}$$

$$V_{GS} = V_G - I_D R_S$$

$$\varrho_m = \varrho_f = \frac{\Delta I_D}{\Delta V_{DS}}$$

$$\varrho_{opt} = \frac{\Delta I_{DS}}{|V_f|}$$

$$\varrho_m = \varrho_{opt} \left[ 1 + \frac{V_{DS}}{V_f} \right]$$

$$\Sigma_m = \varrho_{opt} \sqrt{\frac{I_D}{I_{DSs}}}$$

$$r_a = \frac{1}{\varrho_m} = \frac{\Delta V_{DS}}{\Delta I_D} \Big|_{V_f = \text{constant}}$$

$$\Delta K_R = \frac{1}{2} \ln \left( \frac{R_1}{R_2} \right)$$

Integrating amplifier

$$v_o = -\frac{R_2}{R_1} v_i$$

Non-inverting amplifier

$$\frac{v_o}{v_i} = 1 + \frac{R_2}{R_1}$$

Inverting integrator

$$v_o = -\int v_i dt$$

Non-inverting amplifier

$$v_o = \left( 1 + \frac{R_2}{R_1} \right) v_i + \frac{R_2}{R_1} V_{DD} + \frac{R_2}{R_1} V_{SS}$$

Integrator or amplifier

$$v_o = -\frac{1}{R_1 C} \int v_i dt$$

$$\text{Signal rate (SR)} = \frac{\Delta v}{\Delta t} = N/\mu s$$

Constant-gain amplifier

$$v_o = -\frac{R_2}{R_1} v_i$$

Non-inverting constant-gain amplifier

$$v_o = v_i + \frac{R_2}{R_1} v_i$$

Voltage-summing amplifier

$$v_o = -\left( \frac{R_2}{R_1} v_1 + \frac{R_2}{R_2} v_2 + \frac{R_2}{R_3} v_3 \right)$$

Voltage buffer

$$v_o = v_i$$

Low-pass active filter cut-off frequency

$$f_{c,LP} = \frac{1}{2\pi R C}$$

High-pass active filter cut-off frequency

$$f_{c,HP} = \frac{1}{2\pi R C}$$

$$\begin{aligned} \theta_{\text{max}} &= \pi/2 - \arctan(1) \\ &= \pi/2 - \arctan(1.5708) \approx 0.418 \text{ rad} \\ &\approx \frac{\pi}{8} \end{aligned}$$

$$\begin{aligned} \theta_{\text{min}} &= \frac{\pi}{2} + \arctan(\sqrt{3}) \approx 1.5708 \text{ rad} \\ &\approx \frac{3\pi}{8} \\ &= \frac{3\pi/2}{2K_1} \\ P_{\text{min}} &= \frac{V_{\text{rms}}^2 R_{\text{load}} K_1^2}{8} \\ &= \frac{V_{\text{rms}}^2 R_{\text{load}} K_1^2}{8K_1} \\ &= \frac{V_{\text{rms}}^2 R_{\text{load}} K_1^2}{8K_1} \end{aligned}$$

$$\eta = \frac{P_{\text{min}}}{P_{\text{max}}} = 0.125$$

Constraining condition

$$\frac{V_2}{V_1} = \frac{V_2}{V_1}$$

$$\frac{I_2}{I_1} = \frac{V_2}{V_1}$$

$$\begin{aligned} I_{\text{dc}} &= \frac{2}{\pi} I_{\text{pp}} \\ P_{\text{dc}} &= V_{\text{dc}} \left( \frac{2}{\pi} I_{\text{pp}} \right) \end{aligned}$$

$$P_{\text{dc}} = \frac{V_{\text{dc}} \text{ rms}}{R_1}$$

$$\text{maximum } P_{\text{dc}} = \frac{V_{\text{dc}}^2}{2K_1}$$

$$\text{maximum } P_{\text{dc}} = V_{\text{dc}} (\text{maximum } I_{\text{dc}}) = V_{\text{dc}} \left( \frac{2V_{\text{dc}}}{\pi R_1} \right) = \frac{2V_{\text{dc}}^2}{\pi R_1}$$

$$\text{maximum } P_{\text{dc}} = \frac{2V_{\text{dc}}^2}{\pi^2 R_1}$$

Harmonic distortion

$$\text{total harmonic distortion} = 100\% D_h = \frac{|A_2|}{|A_1|} = 100\%$$

Heat sink

$$P_{\text{heat}} = P_{\text{dc}} + P_{\text{dc}} + P_{\text{dc}}$$



